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Abstract As thc design and fabricdon complc~xilies.for the
inslnr,nL.nrorion-o,i-siliron.sy.wmr intens$>, optimization of conihined Buill-h SeIf-Kw (BIST) and Auronrared TEst Eqiripment (ATE)
rmring becomes ,nore desirable to niert the required foulr-coverage
d d e iizaintaining accepluhle rust overlieud. The cost associared wirh
conihiard B I S T / A E krring qfsucli svslenrs rriainly consic1.T of the,following; I) !he cos/ induced hy the BIST urea overliead and 2) rhe cost
induced by the overdl resting lime. 111 general, BIST hos.fi.ster fe.sling .sp~.edI h m ATE, while ir can provide only limired fault-cowrage
and driving higher,/~ull-c~~"erag~
.from BIST meams additional urea
cmt overhead On the other hand. higher fad-coverage con he I I F U d!v achicied from ATE. bur cxce.~siveuse q f A T E m x d l s in addirional
res1 lime cmr. Faid-coverage of BlST and ATE [JhpU sign[ficonr
rule since ir can &cl /he atm overhead in BIST and lest rime in
BlSTlATE. TliiJyuper.is lopmpuse a novel numerical nierhod to.find
an opliraizrd,/~ult-coverugeimplemented in BlST and ATE so rho1 a
nrininiuni cost con be rrchievrd. lhhe pxqmsed nrelhod. lherr. is applii,d Io 1wo pardlrl combined BlST/ATI; testing schemes IO assure

its technical validiw.
Keywords

.BIS7:ATE, combined BIST/ATE. yield.,@ulrco~x~roge.
op-

tinrizalion.

1. INTRODUCTION

In the last decade, instrumcntation-on-silicon technology
has been developed rapidly which results in highly integrated
and complex chips. So the testing is becoming more and more
difficult with the comparatively old test machincs. Usually Automatic Test Equipment (ATE) is used to drive the test patterns
to thc device-under-test (DUT) and then strohc the output from
it to see the test result is a pass or fail. Thc testers used in industry usually have up to 1024 channels [12]. Each channel
can drive or strobe signal from the I or more DUT pins and
can measure the electrical parameters of the DUT. Compared
with the current GHz chips, the most testers are working at
l00MHz level [121. The full speed test machine is too expensive for production so that some other testing techniques are
used to complement ATE testing 1131. B E T is widely used
for this purpose nowadays [SI. (1 I]. The main advantage of
BIST is the fast testing spccd which is alinost at the full speed
of DUT (61 regardless the speed of the test machine, its speed
is kind oftester independem. So for the high speed BIST test-
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ing takes the place of ATE for speed up. The disadvantage
is although there arc lots of sophisticatcd way to generate test
patterns for BIST, still many random-resilient faults can not
he detected while those faults can bt: detected by deleninistic fault-oriented patterns in ATE testing [61, [ 1 I]. Considering
tcst time is one ofthe most contributor to test cost, it is ohvious
that using BlST test to achieve a relatively acceptable fault coverage which can result in a test time reduction because of the
higher testing speed, then using thc deterministic patterns to
achieve thc required final fault coverage by slower ATE testing.
On the other hand, thc higher BlST fault coverage will result in
a larger BlST area overhead which may significantly increase
the cost of designing and silicon fabricating. So these two portions of the test cost must he taken into consideration for the
overall cost, and this p a p will discuss this issue later.Parallel
testing is another factor which should he taken into consideration for the purpose of the overall test cost reduction. The
typical tester in manufacturing industry has 256 to 512 channels so that it is possihle to put multiple DUTs onto the test
head to do the testing in parallel, meaning that a set of DUTs
tested at the same time. This kind of method is widely used
for memory chips like SDRAM, Flash because those kind of
chips usually have less pins so that testers have enough channels to support like 32 or 64 DUTs parallel testing [ 121. For
some very complex devices like CPUs or chipsets, which have
hundreds of signal pins, a single test head can not support parallel testing due to the limitation olchannels. Some advanccd
testcrs can support more than one test head so that pnmllel testing can he applied as well. So the parallel testing can he uscd
in more complex chip testing as a way to increase the test yield
and efficiency. As discussed in [I], during parallel test, most of
the resources of the ATE such as memory, test channels, powcr
supply, are shared among DUTs. Therefore, when determined
a$ faulty. a DUT can not he replaced until the test process for
all the DUTs completed t12J. So in this process, the channels
assigned to those DUTs, which have already been diagnosed as
faulty, are idling until the test finish. The idle time is a function
of the yield and faulty coverage [ I ] and contrihutes to the total
cost of the overall test process which will he analyzcd in this
paper.
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parametric simulations in this paper.

11. PROBLEM DEFINITION

This paper deals with the cost-driven optimiziltion of combined BIST/ATE testing. The total test cost is comprised of
wch as yicld. fault coverage tor diffcrcnt test
stage, test sequence, test process modeling and so on. A novel
method to optimize the factors in order to minimize the total
cost is to he proposed in this paper. As a few works have heen
done to analyze the parallel testing in [ I ] , similar approaches
are used throughout the paper, yet more practical factors are
considered to model the test process with respect to the overall
test cost.
1. BIST/ATE in separate stages: the DUTs go through the
BIST test first. DUTs which have heen found faulty by
BIST are screened out (i.e., will not go to the next ATE
test stage) by delayed replacement. The DUTs which can
pass BIST test go to ATE test in another stage.
2. BIST/ATE in same stage: the DUTs go through the BlST
test first, too. No matter what is the test result of BIST,
all the DUTs will go to ATE test without being purged (iff
from test head.
Compared with ATE stagc, the tester used in BIST stage is
not required to he so advanced. and usually has slower working frequency, small memory, etc. So the price of the tester
is cheaper as well as the test time cost. In this case, we can
combine the BIST with some comparatively simple DC tesling such as opedshort test, IDDQlleakage test in the low end
Lester and in the later discussion in this paper. a cost saving
can he reached by using this scheme in somc situation. After this test stagc, pass those good DUTs to the following ATE
stage. In this stage. usually a high-end tester with higher speed
and memory is needed to drivc test patterns to DUTs and ohserve the results. So, the cost per unit-time is different in these
two stages from the machine utilization point of view. An additional touchdown hetween these two stages should hc taken
into consideration as well.
For the second approach, BIST and ATE are utilized in the
same test stage. So the tester used for this approach is usually
a high-end tcstcr, which is more costly than the tester for the
first approach. The advantage of this scheme is, because the
DUTs which failed in BlST test do not need he removed from
the test head, no additional touchdown is required so that it can
help saving test time cost.
As already shown in [ I], the test time is a function of fault
coverage, For BIST testing, additional circuitry should he
added to the chip to get a certain desired level of fault coverage.
Compared with ATE, which uses Automatic Test Pattern Generation (ATPG) tools to generate patterns to achieve a desired
level of fault coverage. the fault coverage achieved by BlST
is much more expensive. Because of the very fast application
time in BlST test, the test time in BlST stage is much lower
than in ATE which can contrihute to the cost reduction. So this
paper will find a balance point to achieve minimum cost.
A novel cost-driven optimization technique for combined
BIST/ATE testing is proposed, and then validated through

111. PRELIMINARY

A few numerical models for test time of parallel testing has
hccn reported in [ I ] and the proposed cost-driven optimization
technique is hascd nn the models.
The fnllowing notation will be used throughout this paper.
1. t,: the expected time required for a DUT to pass the entire test process
2. t J :the expected time required to diagnose a faulty DUT
3. y: the yield
4. V : the number of total test vectors
5 . no:the expected numher of faults per faulty chip
6. fnf: required fault coverage for the whole testing process
7. fE: fault coverage achieved hy ATE testing
8. A
:: the numher ofpatterns in the minimal test set applied
hy ATE
9. T , I J ~the
: average test time for parallel testing
In order t u characterize the test time in parallel testing, several terms have heen defined in the pepcr. y is the yield (i.e.
the number ofgood DUTs at thc end of test divided hy the lotal input DUTs in percentage), t, is the test-time-good which is
the expected time required for a good DUT passing the whole
tcst process, and t, is test-time-had which is the expected time
required to diagnose a Faulty device. So the expected test time
o f a DUT, which is designated by t, can he calculated hy
t = t, x

2(

+ t , x (1

~

(1)

y)

As per the discussion in [ 2 ] ,110 is the possihle average number of faults per faulty chip. so the prohahility of a faulty DUT
to he detected by test vector U (among the total of V test vcctors) can he given by

From 11 and 121, the expression can he explained as follows; there are total of V'"
comhinations in which the V available vectors can detect the no faults. The numher oC comhinalions in which only a vcctor IJ detects the fault and none of
the previous vcctors ( I to .IJ-I) detects any of the 71," liults is
(V - I J 1)"" (V - v)"". Thus the expected test-time-had
for a faulty device with 110 faults is given hy

+

"=l

~

.."

Also we define C as the number of DUTs can he put onto
test head simultaneously fur parallel testing, D as the number
of total input DUTs. As shown in [ I ] , the average test time of
a parallel testing is
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In 141, an almost linear relationship hetween test set size
and Iault coverage has k e n found in semi-logarithmic scale.
In other words,

where f c is the fault coverage achicved hy ATE testing,
f;z, is the required fault coverage Cnr the whole testing process
(combined BIST/ATE), V is the test vectnr size in ATE and
N , is thc numher of pattcrns in the minimal test sct which are
applicd by the ATE [ I ] , [4].

f c = f,Ai - f u

(9)

alsn the test timc good in ATE is prnportional to the test
vector sizc. and can he expressed as follows
tpE

(x

I/

I

=

10-

-I3

x logill N.

(10)

From equation (3) and (IO), it can he observed that the t f . q
proportional to the function of f a . Now let us scale the test
time and let n denote the relative speed o l B l S T over ATE [4],
151, s o that we have

IV. ANALYSIS ON TEST TIME COST

I n the manufacturing factory. test time can signilicantly affect most of the costs such as machine utilization, direct peoplc
resource, relevant material storage (auxiliary machines), etc.
Thus. if test time can he reduced, the tntal testing cost can be
cut significantly. Considering the last testing speed of BIST, as
the BlST test coverage increases, t n reduce the ATE test coverage to speed up the overall test process, the total test time can
be significantly reduced.
The following notation will k used throughout the paper,
in addition to the notation defined in the previous section .
I . X : a emstant to model the random-resilience of faults
2. f a : test coverage achieved hy BlST testing
3. yio: input yield ofBIST stage
4. T J ~ E :input yield of ATE stagc
S. t p f j / t l ~ the
: test timc a DUT passing/failing in BlST
ICs1

6.

t P E , ' t f E : the test time a DUT passinglfailing in ATE test
7. T,IJYE:
the average test time for ATE testing
By the Williams' model shown in [3], the BlST coverage
after applying Nth vector can he expressed as fnllow

fnr

fo

(1 - e - X ~ l o ~ l a A)'

Dl, = 1- :ty0 = 1 - & - f

tPB N = l()?xlfl(l-$) (7)
~

Because the passing/
ng status can he known for a DUT
only after all the test vectors are executed, the test-time-good
and test-time-bad are the Same in BIST. So we have tpB=tfL1.
From equation (4), the average test time T , , s gin~ BlST stage
for total D DUTs can he calculated as follows

(14)

where y i is the input yield oC a test stage, :yo is the output
yield of the test stage and f is the fault coverage 0 1 the current
test stage. Because the comhined BlST and ATE fault coverage
is f n r . and the ATE coverage is f;zi - f B > we can calculate the
input yield of B I S T y i ~and input yield of ATE ?/,E, if the linal
yield y is known.

via

(6)

where X denotes a constant that is used 111 model the
random-resilience of faults. The larger X is, the easier the fault
can he detected hy random test pattcrns. Since the tcst time
is proportional to the number of test vectors. we can solve N
from thc equation and then get the test timc as fnllows

T,,,B = D / C x tpa

In the lirst approach, the detected faulty DUTs hy BlST
should he removed Crom the total D DUTs. In order to get
the parallel test time in ATE stage. we need calculate the remaining T DUTs after BIST.
In [6], Williams and Brown have shown that

= yl-1"'

yiF; = ; y ~ - i l , , , - l , , l

(15)

(16)

Since BIST and ATE are two successive stages, the y I is~
also the output yield of BIST yo". Thus the n u m k r of good
DUTs after BIST. which is designated by A{, is

In order to calculate the test time in ATE hy equation (4),
we need know the "true" yield of ATE (i.e.. the number of
good DUTs passing all the test process divided hy the number
of total input DUTs in percentage value)

(8)

Using the same method, we can solve V from equation (S),
and
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Since we use different testers in these two serial test stages,
and ATE cost is much higher than BIST cost becausc the ATE
testing requires more test channels tn drive and strohe signals
from the DUT so that the machinc is more advanced. Thus, it
is assumed that the cost in ATE is ,8 times higher than in BIST
stage. Let us further assume that cust in BIST is expected as
dollar per unit test time and the touchdown time cost is 4 which
is hased on the manufacturing process. We can scale 4 as a
percentage of cost in ATE. So, the cost for (he test process is

~ost,,,, = 1 x

T

~

+~D x ~( 1 +B$1 x T a v g ~(20)

The 4can reHect numerous factors of cost in the manufacturing line. It highly depends on the process, like how to get
the DUTs out from the first tester and how to merge several
subsets of DUTs into a new set and then g o to the next stage.
So once the manufacturing process of the factory is defined, the
4can he ohtained from the empirical data. 4 has a significant
impact on the total cost in test as shown in figure (I).
Now BE and t f B E can he plugged into equation (4), and
the total parallel test time can be obtained from

T a l r y ~ ~ = D / [C( lX- Y ) C X ( t f B X f R + t f E X ( f ~ ~ - f u ) )

+ (1

~

(1 - ?/)Cl x

(tpZ(

+tpE)]

(23)

It is notable that the tester for this testing scheme is an advanced tester and there is no additional touchdown time cost $.
Now we can have the cost in this scheme
COStlcstBE =

Fig. 1 . Cost versus RlST c o v c n p with different @ values

In the second approach, BIST and ATE testing are executed
in one test stage (i.e. one tester), although those two different
testing phases are still in two successive steps. Since no DUT
will be removed from the test head even if it fails in BIST testing, the test time for the whole testing session is t p and~is
given hy the sum of BIST and ATE pass times
t p B E = tpB

+ tpE

(211

Assuming that all faults are equally likely, f~ is the prohahility that a DUT fails at BIST stage and f n 1 - f ~is the prohahility that a DUT fails at ATE stage. So, the fail rime is
tlBE=tfBxfB+tfEX(fnJ~fB)

(22)

P

x Tavc,~~

(24)

Now let us compare the two diffcrent approaches. Parametric simulation results are shown in figure (2) and figure (3).
where n=100, p=2, and 4 has different values 0, 0.1, 0.2, 0.3.
We can see the 4plays a significant part on the difference hetween these two approaches, when the 4 increases, the first
approach shows a worse performance from the cost point of
view compared with the second approach.
Another parametric simulation results are shown in figure
(4) and figure (3,
where 4=20%, p=2, and U has different
values from 1, 10, 50, 100.
The U is the BIST/ATE speed ratio. In a certain manufacturing process, the parameters such as 0,yield, 4 are known,
~so that if U is small, and pretty high f ~the, first approach has
some advantages over the second one. Also, there are many
other factors which can affect the cost results ofthose two approaches. For a certain manufacturing process, those relevant
parameters can he plugged into the equations (20) and (24) and
then choose the less costly one of these two different schemes.
Those parameters can be either obtained from factory processing or empirical data. So, we can use the same analysis method
ahove to decide which approach is more. suitable for a certain
case.

Fig. 5. Cos1 d l w o approaches versus RlST coverage with dillerml n values

mathematical model to characterize the relation hetween the
area overhead and the fault coverage. Instead, it is possihlc
to gather empirical data to construct a tahlc to describe the relation between fault coverage and Arca overhead as shown in
Table (I).
TAHLE I
O N E P0SSIIII.F KEI.ATION U l i T W B t N FAULT C I > V t K A < i E Ann AREA
11VIiKHI~AII

Fig. 4. Cost of W Oapproaches versus BlST covrmgr with dillcrenl n villuei

V. COST ANALYSIS IN AREA OVERHEAD OF BlST

To implement BIST, we need to build additional circuitry
on the chip to realize the testing lunction: ineanwhile an additional cost is induced. Compared with the test time cost in
the manufacturing process, the physical chip fahrication cost is
much higher. Also, the higher fault coverage means a higher
cost. Although as shown in figure (1) the cost in test time decreases when fault coverage in B E T increases, we cannot let
the fault coverage to hc unrealistically high hecause the additional cost due to BlST area overhead should he considered at
the same time.
The area overhead of BlST is highly depends on multiple
factors [71, [8J,191, [I 1 1 , [IO]. So it is hard to dcrive a unique

Let us scale the cost in BISToverhead hy unit-test-time cost
in BIST. Assuming the unit overhead cost is y times higher
than unit-test-time cost in BIST, the area overhead cost of D
DUTs is
Cost,,,,
= y x D x Area
(25)
The Area is BlST circuit in square cm divided by total chip
circuit in square cm in percentage.
VI. OVERALL COST COMBINED TEST TIME COST
AND AREA OVERHEAD COST
From the ahove analysis, the overall cost can he ohtained hy
adding those two sepwate costs together
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Cost,'(( = costt,,9t+Cost,,,,,

(26)

VI1. CONCLUSION

In this paper, a methcid to optimize the fault coverage in
BlST combined with ATE testing to achieve a minimum cost
is proposed. Based o n signilicant testing parameters such a s
yiclrl, touchdown time 4, BIST/ATE speed ratio n . and the relation tahle 11f area overhead versus BlST fault coverage f tl
to determine which parallel testing scheme to use and how
high BIST fault coverage fu should he maintained in order
to achieve a minimal cost. The main purpose of this paper
is to find a optimal point of f n at which a minimum cost of
the whole processing in a certain manufacturing processing
system can be achieved. The cost saving efficiency of these
two approaches is analyzed in different situations and the way
to make selection between thosc two approaches is proposed.
Parametric simulation results assure that the proposed cost optimization technique is simple and effective to find the optimized parameters.
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